Controlling event ordering in Questasim

We can control verilog/sv simulation event ordering by using a switch "-noimmedca" with vsim commad. It can avoid false assertion failures because of a particular event ordering.